AN IMPLICIT ENUMERATION ALGORITHM TO GENERATE TESTS FOR COMBINATIONAL LOGIC CIRCUITS - Fault-Tolerant Computing, 1995, ' Highlights from Twenty-Five Years'., Twenty-Fifth International
نویسنده
چکیده
The D-Algor i thm (DALG) i s shown t o be i n e f f e c t i v e fo r t he c l a s s o f combinat ional l o g i c c i r c u i t s t h a t i s used t o implement E r r o r Cor rec t i on and T rans la t i o n (ECAT) func t i ons . PODEM (Path-Or ien ted Dec is i on Making) i s a new t e s t genera t ion a l g o r i t h m f o r combina t iona l l o g i c c i r c u i t s . PODEM uses an i m p l i c i t enumeration approach analogous t o t h a t used f o r s o l v i n g 0 1 i n tege r programming problems. I t i s shown t h a t PODEM i s very e f f i c i e n t f o r ECAT c i r c u i t s and i s s i g n i f i c a n t l y more e f f i c i e n t than DALC over the general spectrum o f combina t iona l l o g i c c i r c u i t s . i t s s i m p l i c i t y when compared t o the D-A lgor i thm. PODEM i s a complete a l g o r i t h m i n t h a t i t w i l l generate a t e s t i f one e x i s t s . H e u r i s t i c s a r e used t o ach ieve an e f f i c i e n t i m p l i c i t search o f t h e space o f a l l poss ib le p r imary i npu t p a t t e r n s u n t i l e i t h e r a t e s t i s found o r the space i s exhausted. A d i s t i n c t i v e f e a t u r e o f PODEM i s
منابع مشابه
Progressive Bridge Identification
We present an efficient algorithm for identification of two-line bridges in combinational CMOS logic that narrows down the two-line bridge candidates based on tester responses for voltage tests. Due to the implicit enumeration of bridge sites, no layout extraction or precomputed stuck-at fault dictionaries are required. The bridge identification is easily refined using additional test pattern r...
متن کاملNovel Defect Terminolgy Beside Evaluation And Design Fault Tolerant Logic Gates In Quantum-Dot Cellular Automata
Quantum dot Cellular Automata (QCA) is one of the important nano-level technologies for implementation of both combinational and sequential systems. QCA have the potential to achieve low power dissipation and operate high speed at THZ frequencies. However large probability of occurrence fabrication defects in QCA, is a fundamental challenge to use this emerging technology. Because of these vari...
متن کاملAn efficient automatic test generation system for path delay faults in combinational circuits
The new test pattern generation system for path delay faults in combinational logic circuits considers robust and nonrobust tests, simultaneously. Once a robust test is obtained f o r a path with a given transition, another test for the same path with the opposite transition is immediately derived with a small extra effort. To facilitate the simultaneous consideration of robust and nonro.bust t...
متن کاملFunctional Test Generation for Synchronous Sequential Circuits - Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on
We present a novel, highly efficient functional test generation methodology for synchronous sequential circuits. We generate test vectors for the growth (G) and disappearance (D) faults using a cube description of the finite state machine (FSM). Theoretical results establish that these tests guarantee a complete coverage of stuck faults in combinational and sequential circuits, synthesized thro...
متن کاملNovel efficient fault-tolerant full-adder for quantum-dot cellular automata
Quantum-dot cellular automata (QCA) are an emerging technology and a possible alternative for semiconductor transistor based technologies. A novel fault-tolerant QCA full-adder cell is proposed: This component is simple in structure and suitable for designing fault-tolerant QCA circuits. The redundant version of QCA full-adder cell is powerful in terms of implementing robust digital functions. ...
متن کامل